Single-qubit gates are often the most accurate operations in prominent quantum computing platforms, such as trapped ions and superconducting qubits. We devise a verification protocol in the circuit model for checking the correctness of computations running on devices with accurate singlequbit gates. Our protocol has low overheads, as it only requires the capability of running several independent computations that take as input the same number of qubits as the computation being verified, and have a circuit depth between two and four times larger than that of the computation being verified. We begin with the assumption that the single-qubit gates are perfect, all other operations being affected by noise potentially correlated in time and space. We then extend our protocol to account for all the operations being noisy, with single-qubit gates inducing bounded (but not necessarily local in space and time) noise. With a doubling of the circuit depth, our protocol can provide a bound on the variation distance between noiseless and noisy probability distributions resulting from random circuit sampling on 2D architectures -a candidate for quantum supremacy. arXiv:1811.09709v1 [quant-ph] 
INTRODUCTION
Quantum computers hold the promise to expand our computing capabilities much beyond their current horizons. Several commercial institutions [1] [2] [3] are taking steps towards building noisy intermediate-scale quantum (NISQ) computing devices [4] that can outperform existing supercomputers in certain tasks [5] [6] [7] [8] [9] [10] . As their internal components and operations will be noisy, NISQ devices will be highly unreliable. A solution is to encode computations into a fault-tolerant scheme [11] , but building a scalable fault tolerant quantum computer remains out of reach. Developing tools to verify the correctness of quantum computations running on NISQ devices is thus essential.
Current quantum characterisation, verification, and validation methods often involve simulating the circuit of interest on a classical computer. This is feasible for small circuits, as well as for classes of circuits composed of Clifford gates [12] and of a few non-Clifford gates [13, 14] , but is exponentially hard in general. Worthwhile quantum computations will not be efficiently simulable on a classical computer, therefore these methods will soon become irrelevant.
Another approach used in current experiments consists of individually testing all the gates in the circuit. The underlying idea is that noiseless (noisy) circuits are the result of perfect (imperfect) gates. Testing of indivual gates is normally done with randomized benchmarking [15, 16] and gate-set tomography [17, 18] and is a good indicator of the reliability of small circuits. However, quantum circuits are more than the sum of their components, and larger circuits suffer from the effects of nonlocal noise that cannot be captured by benchmarking individual gates.
The considerations above highlight the importance of devising verification methods that are scalable, and at the same time do not require strong assumptions about the noise. Methods of this kind have been devised in the framework of interactive protocols [19] , where the correct functionality of a quantum computer is verified based on its ability to solve some trap computations whose outcomes are known in advance. All these protocols rely on assumptions, for instance that some operations executed during the computation (such as singlequbit state preparation [20] [21] [22] [23] [24] [25] [26] [27] or measurements [28] [29] [30] [31] [32] ) are perfect or that the computation can be run on two spatially-separated devices [33] [34] [35] [36] [37] . Recently, a protocol that solely relies on the conjectured (but widely believed) intractability of a computational problem for quantum computers, rather than assumptions about device performance was devised [38] . These protocols show that efficient verification of arbitrarily large quantum computations is possible, in principle.
In practice, the overheads of the existing interactive protocols remain prohibitive for NISQ devices. For instance, if our computation is given as a quantum circuit acting on a few hundreds qubits, interactive protocols require encoding the computation into a large cluster state (called "brickwork state" [39] ) containing thousands of qubits and entangling gates [20-22, 24-26, 28] ; using several teleportation gadgets (one for each T -gate in the circuit and six for each Hadamard gate), which demand entangling the system with an auxiliary qubit [23] ; constructing another device far away for playing CHSH games [33, 34] ; or building Feynman-Kitaev clock states [29, 38] . All those protocols have high overheads in qubits and gates, and this makes them impractical for verification of useful computations in the near future.
In this paper we provide a verification protocol that takes into account the main experimental limitations of NISQ devices, including restricted availability of qubits and gates, non-negligible levels of noise and constraints of the architecture. Our protocol is in the circuit model, meaning that it does not rely on measurement-based quantum computing nor on teleportation gadgets, and it is suitable to several architectures currently being developed -we address linear and planar architectures with entangling gates only between neighboring qubits, but we believe that our technique can be generalised to arbitrary architectures.
Crucially, the overheads of our protocol are attainable on NISQ devices. In more detail, our protocol requires encoding the desired computation into a "target" circuit, which is then hidden among several independent "trap" circuits. All these circuits have the same size: they take as input no more qubits than the desired computation and have a circuit depth between two and four times larger than that of the desired computation. The factor of four in the circuit depth is obtained implementing all the single-qubit (two-qubit) gates through the gadget in Figure 1b (Figure 1c ). This is an upper-bound, and the overhead in the circuit depth can be lowered down to two if single-and two-qubit gates are implemented within the same gadget (Figure 1d ).
We prove that our protocol can verify the correctness of arbitrary quantum computations, and that it can also provide an upper-bound on the variation distance between noiseless and noisy probability distributions resulting from sampling experiments. Bounds of this type are at the origin of all attempts at demonstrating and verifying quantum supremacy. In both cases we start with the assumption that single-qubit gates are "perfect", meaning that (i) single-qubit gates are noiseless and (ii) noise in other parts of the circuit does not depend on the choice of single-qubit gates. Next, we relax this assumption by considering the case where also the single-qubit gates are imperfect (with upper-bounded error rates). A layout of our results is in Table 1 .
The assumption of perfect single-qubit gates is motivated by the observation that single-qubit gates are far more accurate than the other operations (two-qubit gates, state preparation and measurements) in prominent quantum computing platforms such as trapped ions [40, 41] and superconducting qubits [2, 42, 43] . Theorems 1 and 3 prove that under this assumption our protocol is scalable, and this scalability continues to hold when noise (including noise correlated in time and space) affects the other operations. Perfect single-qubit gates play a crucial role in our protocol, as through the "Pauli Twirl" [24, 26, 44, 45] they enable a quantum one-time pad of the system to reduce the effects of arbitrary noise to classically correlated Pauli noise. Verifiability is then obtained by leveraging a class of trap circuits that are specifically designed to detect all types of Pauli noise.
If the single-qubit gates are imperfect, verifiability requires that the error rates decrease with the size of the computation. This requirement (which has also been Perfect single-qubit gates All operations noisy Arbitrary  computations  Theorem 1  Theorem 2  Sampling  problems  Theorem 3  Theorem 4   Table 1 : Layout of our results.
found in previous works [24, 32, 34] ) will become infeasible in the long run, and fault-tolerance will have to be incorporated into our protocol. However, Theorems 2 and 4 yield noise rates that experiments must seek for the verification of computations of interest in the near future, such as those aiming at demonstrating quantum supremacy.
RESULTS

Notation:
We indicate unitaries with capital alphabets such as U, V and W and completely positive trace-preserving (CPTP) maps with calligraphic alphabets such as E , F , R and M. We often write E = {E j }, meaning that the CPTP map E has Kraus operators from the set {E j }. We indicate the identity as I, the single-qubit Pauli gates as X, Y, Z, the controlled-Z gate as cZ, the controlled-X gate as cX and the Hadamard gate as H. We denote rotations around the Pauli-Z axis of the Bloch sphere as R Z (φ) = diag(1, e iφ ) and rotations around Pauli-X as R X (φ) = HR Z (φ)H. D(σ, τ ) = Tr|σ − τ |/2 is the trace distance between the states σ and τ . The symbol • denotes the composition of maps.
Background: A verification protocol must satisfy two conditions. The first is "completeness": if the quantum computer is noise-free, the probability that the outcome is correct and we accept it is high. The second is "soundness": if noise of any type affects the device, the probability that the outcome is wrong and we accept it is small. We start with a formal definition of a protocol [26] .
Definition 1. [Protocol]
We define a q-step protocol on input ρ in as a series of CPTP-maps maps {P p } q p=1 applied in sequence, such that the output of the protocol is a state of the form ρ out = • q p=1 P p (ρ in ).
In our protocol the desired computation is implemented on a target circuit, which is hidden among the trap computations. In the absence of noise, the traps output a default outcome (here represented as |acc acc|). We thus define verifiability as follows [19, 26, 46] :
where ρ tar in is the input state of the target computation and ρ trap in that of the various trap computations. The protocol is "δ-complete" if
where σ tar out is the correct outcome of the target computation, |acc is a flag state for the traps and 0 ≤ δ ≤ 1 is called "completeness".
The protocol is "ε-sound" if for any two sets of CPTPmaps {E p } q p=1 and {E p } q p=1 (the noise), the output ρ out =
out is an arbitrary state and |rej is orthogonal to |acc .
If the protocol is both δ-complete and ε-sound we say that it is "(δ, ε)-verifiable".
We now present our main result -the verification protocol. A formal description of the protocol and its overheads is in the Methods. Our protocol is devised for architectures that can prepare single qubits in the state |+ , execute cZ gates between nearest neighbors and measure single qubits in the Pauli-X basis. This does not result in any loss of generality, since every experimental architecture has its native input states, entangling gates and measurement basis, but these can be mapped to |+ states, cZ gates and Pauli-X measurements respectively by applying single-qubit gates. For simplicity, we first consider linear architectures, and then we generalize to planar ones. Notice that all types of architecture are equivalent up to a polynomial number of swap gates. However, our generalisation avoids these swap gates, allowing us to minimise the overheads.
Protocol for linear architectures:
We suppose that the computation being verified is expressed in the circuit model as a circuit that takes as input qubits in the state |+ , contains only single-qubit gates and cX gates between nearest neighbors and ends with a round of Pauli-X measurements. We indicate the number of qubits with n and the circuit depth with m.
In our protocol we run v+1 computations. One (chosen at random) is the target computation and implements the desired computation, the remaining v computations are the traps. Based on the fact that the gadget in Figure 1a can execute single-qubit ( Figure 1b ) and cX gates ( Figure 1c ), both the target and the trap computations are implemented on a circuit of the kind illustrated in Figure  2 , which we will call "Verifiable Circuit". This circuit is composed of "bands" where the gadget is implemented on pairs of nearest-neighboring qubits, and has a repetitive structure: all the even bands execute the gadget on the same pairs of qubits (in Figure 2 , on pairs 1-2, 3-4, 5-6), all the odd bands execute the gadget on other pairs (in Figure 2 , on pairs 2-3 and 4-5).
The number of bands required to implement the desired computation on the Verifiable Circuit is at most m, but it can be reduced up to m/2 by executing single-qubit and two-qubit gates within the same gadget ( Figure 1d ). Verification requires appending an additional band at the end of the Verifiable Circuit (which in the target computation simply implements the identity). Consequently, the circuit depth of the Verifiable Circuit ranges between 2(m + 2) and 4(m + 1) -each band contributes with a factor of 4.
The gadget. U1, U2, W1 and W2 are single-qubit unitaries, the entangling gates are cZ gates. W1 and W2 turn the entanglement on or off.
Using the gadget to execute single-qubit gates.
I → (c) Using the gadget to execute cX gates.
Using the gadget to execute single-qubit gates followed by a cX. To run the target computation we follow the steps illustrated in Figure 3 . We start specifying the set of singlequbit gates {U i,j , W i,j } applied to each qubit in each of the first m bands (i = 1, . . . , n labeling the qubits and j = 1, . . . , m labeling the band) that allow to correctly implement the desired computation on the Verifiable Circuit. We also set all the gates in the last band to the identity -U i,m+1 = W i,m+1 = I i for all i.
Next, we append a random Pauli gates to each U i,j and W i,j that will operate a quantum one-time pad (QOTP) of the system. In more detail, we first replace each gate U i,1 in the first band with U i,1 X γi (with γ i ∈ {0, 1} chosen at random). This has no effect on the computation, as X γi stabilises |+ . We then append a random Pauli operator to each gate U i,j and W i,j as in Figure 4a , obtaining
where each bit α i,j , α i,j , β i,j , β i,j ∈ {0, 1} is chosen at X X X X X X Figure 2 : A six-qubit example of Verifiable Circuit used for the linear protocol. The gadgets are highlighted in orange. The gates outside the gadgets are the identity or Pauli gates. The circuit has a repetitive structure: the odd bands execute the gadget on qubits 1-2, 3-4, 5-6, the even bands on qubits 2-3, 4-5.
Define the set {Ui,j, Wi,j} 
(a) Gates appended to the left-hand side.
Gates appended to the right-hand side. random. Finally, we append another Pauli operator to each layer of single-qubit gates that undoes the QOTP coming from the previous layer ( Figure 4b ), obtaining the set {U i,j , W i,j }. These Pauli operators can be computed using the identities
The set {U i,j , W i,j } describes the same computation as the original one, modulo the random Pauli gates X β i,m+1 Z βi,m+1 coming from the QOTP in the last band. A formal description of our QOTP technique is given in Routine 1 (Methods). The QOTP has been used in many works in the past [19] and plays a crucial role in ensuring verifiability. It represents an encryption procedure that makes our protocol "blind", meaning that it is not possible to retrieve any information about the computation if the set {U i,j , W i,j } is not known in advance [24, 26, 39, [47] [48] [49] . The QOTP is crucial to proving Theorems 1 and 3. Under the assumption of perfect single-qubit gates, it allows us to randomize all noise processes, even those non-local in space and time, to classically correlated Pauli noise. (See Lemma 1 in Appendix A.) This represents a decisive advantage over methods that try to characterize the reliability of quantum computers based on the accuracy of its components, for which the locality of the noise is often taken as an assumption.
After one-time-padding the gates, we run the target computation on the Verifiable Circuit with single-qubit gates from the set {U i,j , W i,j } and obtain measurement outcome s = (s 1 , s 2 , . . . , s n ). This outcome is that of the unpadded computation, apart from the bit-flip of a number of measurement outcomes coming from the unrecovered Pauli operators X β i,m+1 Z βi,m+1 in the last layer of gates. These bit-flips can be easily undone through identities 4 and 5, and this classical post-processing of the outcome concludes the target run. In the absence of Figure 5 : A six-qubit example of Verifiable Circuit used to run a trap computation. Overall, the circuit implements the computation illustrated in Figure 6 .
m cycles of cX gates Figure 6 : Computation implemented by the trap computation in Figure 5 . The circuit is made of m cycles of cX gates with target and control qubit randomly chosen. Moreover, t = 1 with probability 1/2, in which case the computation begins and ends with a Hadamard on each qubit.
noise, the obtained outcome coincides with that of the desired computation. We now explain how the trap computations work. In a trap computation, each gadget in the first m bands of the Verifiable Circuit executes a cX gate with target and control qubit chosen at random. In addition, with probability 1/2 a Hadamard is implemented on every qubit at the beginning and at the end of the Verifiable Circuit. An example of trap computation is given in Figure 5 . Using that cX| + + = | + + and cX|00 = |00 , it can be seen that in the absence of noise, the traps output the bit string s = 0.
To run a trap computation we follow the same steps as in Figure 3 . We start by specifying the set of singlequbit gates for the Verifiable Circuit, choosing at random the orientation of the cX gate executed through every gadget and whether or not to implement the cycle of Hadamard gates at the beginning and at the end of the circuit (Routine 2 in the Methods). Next, we one-time pad the single-qubit gates, run the computation on the Verifiable Circuit and post-process the outcome.
Having reduced arbitrary non-local noise to Pauli noise via the QOTP, we show (in Lemma 2 in Appendix B) that our trap computations detect all Pauli noise with non-zero probability. The reasoning is as follows: Since the trap circuits contain only Clifford gates, the noise acting at any point of a trap circuit can be "factored" to the end of the circuit. The noisy circuit is thus rewritten as the original one ( Figure 6 ) with a Pauli-Z by-product P ∈ {I, Z} ⊗n applied before the measurements. If P = I ⊗n , the trap does not output the expected outcome (s = 0) and the noise is detected. However, if the noise in different parts of the circuit happens to cancel out, then P = I ⊗n , the trap outputs s = 0 and the noise is not detected. Clearly, this must happen with suitably low probability for all types of noise that can possibly affect the trap, otherwise the trap is not useful. As proven in Lemma 2, the random orientation of the cX gates in the circuit in Figure  6 (which prevents the noise in state preparation and two-qubit gates from canceling trivially) and the layers of Hadamard gates activated at random (which prevent the noise in the measurement from canceling trivially with those happening before) ensure that all types of noise are detected with probability larger than 1/4.
Extension to planar architectures:
In a planar architecture each qubit has c > 2 neighbors. This induces a different repetitiveness compared to the linear architecture, according to which any pair of nearest-neighboring qubits undergoes a gadget every c bands. This leads to a different Verifiable Circuit. An example is the planar architecture with qubits on a square, where each qubit has c = 4 nearest neighbors. This architecture leads to a Verifiable Circuit as in Figure 7 , where each operation denoted as cZ (j) is one of the four entangling operations in Figure 8 .
Notice that different architectures do not increase the overheads. If the desired computation is written as a sequence of m layers of single-qubit and cX gates between nearest neighbors, the number of bands in the Verifiable Circuit is between m/2 + 1 and m + 1, thus the depth is between 2(m + 2) and 4(m + 1).
Completeness and soundness of our protocol:
Our first Theorem establishes the completeness and soundness of our protocol with perfect single-qubit gates. 
where κ = 3(3/4) 2 ≈ 1.7.
To show completeness with δ = 1, notice that in the absence of noise the target computation always outputs the correct outcome. This is because the QOTP executed via by Routine 1 (see Methods) and the classical postprocessing of the outcomes do not change measurement outcomes. Similarly, in the absence of noise, the traps implement the identity on ⊗ i |+ i yielding s = 0.
To obtain the soundness ε we need to compute the trace distance in Equation 2, which involves the state of the system at the end of a noisy protocol run (with perfect single-qubit gates). We compute this state as follows: We first show that using the QOTP, the effects of the noise (including those non-local in space and time) can be reduced to Pauli noise. This is proven via the Pauli Twirl (Lemma 1 in Appendix A), a tool that allows to randomize the effects of non-local, non-Pauli noise to classically correlated Pauli noise [24, 26, 44, 45] .
Second, we prove that the trap circuits allow to detect all types of Pauli noise with probability at least 1/4. (Lemma 2 in Appendix B). Finally, we use these two results to prove the following Lemma:
Lemma 3. Suppose we can apply perfect single-qubit gates. Then, for any number v ≥ 3 of trap computations, the output state of the system after a protocol affected by (possibly spatially and temporarily correlated) noise is ofthe form (see Definition 2 for notation)
where τ tar out is an incorrect output state for the target and 0 ≤ b ≤ κ/(v + 1).
Lemma 3 states that if the single-qubit gates are perfect, the output state of a noisy computation is (i) correct and accepted with probability (1 − b)l, (ii) incorrect and accepted with probability b or (iii) rejected with probability (1 − b)(1 − l). Crucially, the probability that the output is incorrect and accepted is upper-bounded by b ≤ κ/(v + 1). This yields the soundness of our protocol. We now relax the assumption of perfect single-qubit gates. Indicating our noiseless protocol as
E p being an arbitrary CPTP-map representing the noise induced by the operation R p and 0 ≤ χ p ≤ 1 being the error rate -more precisely, an upper bound to the diamond norm |Q p −R p | between the noiseless and noisy operations. Crucially, we do not impose restrictions on E p . E p might thus have an explicit dependence on the operation R p that induced the noise, accounting for the fact that different gates will induce different noise, and might also be correlated with the noise induced by the other operations.
We can now state Theorem 2:
Theorem 2. Suppose that all the single-qubit gates applied in the protocol are of the form of Equation 8 . Then
where the product in the soundness runs over all the single-qubit operations.
The proof of Theorem 2 is in the Methods. Unsurprisingly, completeness (the probability of obtaining the correct outcome and accepting it, given that all the operations are of the form of Equation 8) depends on the error rates of all the operations. On the other hand, soundness (the probability of obtaining the correct outcome and accepting it, given that the single-qubit gates are of the form of Equation 8 and the other operations are affected by arbitrary noise) depends on the error rates of only the single-qubit gates, and as such is less liable to be influenced by the noise.
In Figure 9 we plot completeness and soundness as functions of v for circuits of different sizes. Plots of this type can be used to seek for error rates that ensure suitable values of completeness and soundness. The values of completeness and soundness to aim for are dictated by the computation of interest. A positive gap between δ and ε ensures that using techniques of standard amplification (which require δ − ε > 1/poly(n) [23] ), our protocol can verify decision problems. As we show next, high-enough completeness and low-enough soundness can certify that sampling computations achieve the required closeness in variation distance.
Verification of sampling problems: Sampling problems output random bit strings according to some probability distribution [55] . Examples include Boson sampling [5] , sampling from Instantaneous Quantum Polynomial-time circuits [6] and sampling from random quantum circuits [10, 50, [56] [57] [58] . Verification consists in certifying that a given device outputs strings with probability distribution "close" to the correct one. This is normally expressed through a bound on the variation distance of the two probability distributions, namely
where the sum runs over all outcomes s, {p dev (s)} is the probability distribution of the device, {p id (s)} is the ideal (noiseless) distribution and 0 ≤ η ≤ 1 is a number that depends on how well classical computers can bound this variation distance. If the above bound is satisfied, we say that "η-closeness in variation distance" (η-CVD) is achieved.
Showing that a device achieves closeness in variation distance is the origin of all attempts at demonstrating and verifying quantum supremacy. However, this task is challenging. As the total number of outcomes grows exponentially, estimating {p dev (s)} exactly requires exponential time. Moreover, classically computing {p id (s)} is hard, for it requires simulating a quantum circuit. This undermines the scalability of verification methods based on statistical analysis of the outcomes, such as those based on computing cross entropies [50, 58] .
As opposed to statistical analysis, interactive protocols can efficiently certify closeness in variation distance for arbitrarily large sizes without estimating {p dev (s)} nor computing {p id (s)} [24] . This requires knowledge of the probability prob(acc) that the protocol accepts, which is estimated by running the protocol multiple times under the assumption that the noise affecting the various protocol runs is independent and identically distributed (i.i.d.).
In the case of perfect single-qubit gates our protocol can bound the variation distance as follows:
Theorem 3. Suppose we can apply perfect single-qubit gates and repeat our protocol d times. If N acc ≥ 1 repeats are accepted, then
with confidence level 2exp(−2θ 2 d) and 0 ≤ θ ≤ 1.
The proof of Theorem 3 is in the Methods. Our strategy begins noticing that [59] 
where ρ out is the state of the system at the end of a noiseless computation and ρ out that at the end of an experimental one. This inequality guarantees η-CVD if the trace distance between ρ out and ρ out can be bounded from above by η.
To relax the assumption of perfect single-qubit gates, we again consider the protocol {R p } introduced in Equation 8. This yields the following result (proof in the Methods): 
where g = (s.q.) p
Application to random circuit sampling: We analyse the performance of our protocol for the case study of Random Circuit Sampling (RCS) [10, 50, [56] [57] [58] . RCS is related to problems of great interest in physics, such as the estimation of the partition function of the Ising model [7] , and has been proposed by the Google/USBC team as a candidate for characterizing quantum supremacy in NISQ devices [50, 60] .
In the Methods we provide a routine (Routine 3) to draw the Verifiable Circuit for the class of pseudo-random circuits introduced in Section IV of Ref. [50] . These circuits are made of a sequence of m layers of gates (with m ∼ √ n) implementing only single-qubit gates or only entangling gates. Hence, the overhead is a factor of two in the circuit depth, which can be achieved by executing single-qubit gates and entangling gates within the same gadget (Figure 1d ). This is an important result, as the proposed verification methods [50] are not scalable [58] and the other interactive protocols require much higher overheads (and thus provide looser bounds on the variation distance).
The routine is as follows. We first select a pseudorandom circuit as in Section IV of Ref. [50] . Next, in step 1 we place the various single-qubit gates in the Verifiable Circuit (Figure 8 ), in step 2 we place the cZ gates as in Figure 10 , and in step 3 we place a Hadamard gate on every qubit at the end of the Verifiable Circuit (which maps Pauli-X measurements into Pauli-Z measurements).
R X (-π 2 ) H = Figure 10 : Controlled-Z gate as implemented in Routine 3.
DISCUSSION
In this paper we have presented a verification protocol with overheads attainable on NISQ devices. Our protocol is optimal in the number of qubits, as all the computations require no more qubits than the computation being verified. At the same time, it has a low overhead in gates: the depth of the circuit increases of a factor between two (as proven in the case of RCS) and four (worst case scenario). Our protocol also takes into account other crucial limitations of NISQ devices, such as noisy operations and fixed architectures.
Our results are first proven with the assumption that the single-qubit gates are perfect, and then we relax this assumption. Completeness and soundness for the "noisy" protocol (Theorem 2) show that our protocol requires reducing the error rates with the size of the computation. This requirement is similar to that found in other works [24, 32, 34] , and is a known obstacle towards reliable quantum computing. A strategy that has been exploited in previous works is to incorporate fault-tolerance into the existing protocols [24, 34, 61] . Studying how limited fault-tolerance can play a role in our protocol is our current on-going work.
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METHODS
Formal Description of the Protocol: Our verification protocol takes two elements as input: the set of gates for the target computation and the number v of traps. We start the protocol deciding at random which of the v + 1 circuits will be the target (which we label with v 0 ), and then specifying the set {U
i,j } of single-qubit gates required for implementing the desired computation on the Verifiable Circuit (step 1 of the protocol).
Before executing the target circuit, we one-time-pad the set {U Before executing a trap circuit indexed by k, we define the set of single-qubit gates {U
i,j } for the trap (step 3.1). We do this using Routine 2. Next, we onetime-pad the single-qubit gates through Routine 1 (step 3.2), we run the computation on the Verifiable Circuit (step 3.3), we post-process the outcome (step 3.4) and we check if the outcome is the correct one (step 3.5).
We now count the overhead of our protocol. The quantum overhead consists in an increase of the circuit depth of a factor between 2(m + 2) and 4(m + 1), while the number of qubits is the same as in the desired computation. The classical overhead consists in O(nm) bits for each of the v + 1 computations. Specifically, the target computation has an overhead of 4nm + 2n bits (the 4nm random bits α i,j , α i,j , β i,j , β i,j , the n random bits γ i and the n-bit string r in Routine 1), while the traps have an overhead of at most 1 + nm/2 (the random bit t and at most nm/2 random bits in Routine 2).
Proof of Theorem 2:
The main tool used in this proof is the following inequality, valid for any set of quantum states τ 1 , τ 2 , . . . , τ g and probabilities p 1 , p 2 , . . . , p g (with
Verification Protocol
Input: A depth-m circuit acting on n qubits (made of only single-qubit gates and cX gates between nearest neighbors) and the number v of trap computations.
Routine: 1. Choose a random number v0 ∈ {1, . . . , v + 1}.
Specify the set {U
i,j } of single-qubit gates that allows to correctly implement the input circuit on the Verifiable Circuit.
3. For k = 1, . . . , v + 1:
i,j } for the trap computation (Routine 2), else do nothing.
Define {U
i,j }, and the bit string r (k) which allows to recover the correct outcome (Routine 1).
Run the computation on the Verifiable
Circuit with single-qubit gates from the set {U
3.5 If s (k) = 0 and k = v0, discard the whole run, else do nothing.
Output: The measurement outcomes s (v 0 ) of the target circuit. g l=1 p l = 1):
This inequality can be proven as follows:
We start by proving completeness δ. The state of the system before the measurements is
where ρ out = • q p=1 Q p (ρ in ) is the output of the protocol if all the operations are perfect and τ is some quantum state. Using inequality 14 we obtain
Input: The set of single-qubit gates for the Verifiable Circuit {Ui,j, Wi,j}.
Routine: S1. Define the sets of random bits {γi}, {αi,j}, {α i,j }, {βi,j} and {β i,j }. Initialise the n-bit string r = 0.
S2. For i = 1, . . . , n:
Replace Ui,1 with Ui,1X γ i .
S3. For j = 1, . . . , m + 1 and i = 1, . . . , n:
S4. For j = 1, . . . , m: Define U i,j and W i,j using Equations 4 and 5 so that
where cZ (j) is the entangling operation executed in the jth band of the Verifiable Circuit.
S5. For i = 1, . . . , n:
Recompute ri using identities 4 and 5 so that
where ⊗iSi = {I, X} ⊗n is an n-fold tensor product of Pauli-X operators that depends on the choice of random bits {βi,m+1}, {β i,m+1 }.
Output: The set {U i,j , W i,j } and the string r.
Routine 2. [Single-Qubit Gates for Trap Circuits].
Input: The size of the Verifiable Circuit: n qubits, m + 1 bands.
Routine: C1. Define the set of single-qubit gates {Ui,j = I, Wi,j = I}. Choose the random bit t ∈ {0, 1}.
C2. For j = 1, . . . , m: If a gadget is applied to qubits i and i in the jth band, then:
With probability 1/2 set Ui,j to RZ (π/2), U i ,j to RX (π/2) and W i ,j to RX (−π/2).
With probability 1/2 set U i ,j to RZ (π/2), Ui,j to RX (π/2) and Wi,j to RX (−π/2).
Otherwise do nothing.
C3. For i = 1, . . . , n, set Ui,1 to Ui,1H t i and Ui,m+1 to H t i .
Output: The sets of gates {Ui,j, Wi,j} for the trap circuit.
To obtain soundness ε, we have to upper-bound the trace distance between the state l σ tar out ⊗ |acc acc| + (1 − l)τ tar out ⊗ |rej rej| (cfr. Definition 2 for the notation) and the noisy state (with single-qubit gates introducing bounded noise). This state can be written as (19) where ρ out is the state obtained as output of the protocol with perfect single-qubit gates (Lemma 3) and τ is a quantum state.
Using the triangle inequality we have D ρ out , l σ tar out ⊗ |acc acc| + (1 − l)τ tar out ⊗ |rej rej| ≤ D ρ out , ρ out + D ρ out , l σ tar out ⊗ |acc acc|
By inequality 14 the first term of RHS of inequality 20 is upper-bounded as
Instead, the second term of RHS of inequality 20 is upper-bounded in Theorem 1 by κ/(v + 1). This proves soundness.
Proof of Theorem 3: Since N acc ≥ 1, there is at least one protocol run that accepts. For those runs, the state of the system at the end of the protocol is (cfr Equation 7 for notation) ρ acc out = Tr ρ out |acc acc| acc| ρ out |acc
The variation distance can thus be bounded as [59] 
where ρ out = σ tar out ⊗ |acc acc| is the state of the system at the end of a noiseless protocol run. This trace distance is upper-bounded by
where we used that b ≤ κ/(v + 1) and the probability of accepting the outcome of the protocol, given that the single-qubit gates are perfect, is prob(acc|perfect s.q.) = b+(1−b)l from Lemma 3. This probability can be upperbounded by the acceptance rate N acc /d by Hoeffding's inequality, which states that
This ensures that with confidence level 2exp(−2θ 2 d),
Proof of Theorem 4: As in the proof of Theorem 3 we use that
where ρ out = σ tar out ⊗ |acc acc| is the state of the system at the end of a noiseless protocol and ρ acc out that at the end of an experimental one if the protocol accepts. Due to Equation 19 , this state can be written as
where ρ acc out is the state of the system at the end of a computation with perfect single-qubit gates (Equation 22), τ acc = acc|τ |acc /Tr(τ |acc acc|) and g = 
where ρ acc out is the state of the system at the end of a computation with perfect single-qubit gates (Equation 22). By inequality 14, the second term on the RHS of the above inequality is upper-bounded by
The first term is upper-bounded by Theorem 3 (Equation 24 ) as
.
Since the single-qubit gates are not perfect, prob(acc|perfect s.q.) can not be directly estimated based on the acceptance rate of the protocol. However, we can estimate prob(acc). To link the two quantities, we note that, under the assumption that the noise affecting each protocol run is i.i.d., the state at the end of each of the d runs is of the form of Equation 19 . Therefore, the probability of accepting is prob(acc) = g prob(acc|perfect s.q.)
where f = Tr τ |acc acc| ∈ [0, 1]. This yields
Hence,
Verifying closeness in variation distance for RCS:
We now present Routine 3, which allows to draw the Verifiable Circuit for RCS. 
Input:
A pseudo-random circuit (Section IV of Ref. [50] ) of size n × m.
Routine:
For i = 1, . . . , n and j = 1, . . . , m + 1, define the set {Ui,j = I, Wi,j = I}.
For i = 1, . . . , n:
1. Single-qubit gates. 1.1 For j = 1, . . . , m, define Ui,j+1 as the single-qubit gate applied to qubit i at depth j of the random circuit.
1.2 For j = 1, . . . , m, if at depth j of the random circuit qubit i does not go through a gadget, replace Ui,j with I and Ui,j+1 with Ui,j+1Ui,j.
Entangling operations.
For j = 1, . . . , m, if a cZ is applied to qubits i and i at depth j of the random circuit: 2.1 Replace Ui,j with RX i (π/2)HiUi,j.
2.2
Replace Wi,j with RX i (−π/2) and W i ,j with RZ i (π/2).
2.3
Replace Ui,j+1 with Ui,jHi.
3. Measurements. For i=1, . . . ,n, replace U i,d+1 with HiUi,m+1.
Output:
The set {Ui,j, Wi,j}.
Notation: In this Appendix we will indicate unitaries acting on more than one qubit with capital latin alphabets with a hat. For instance, U (k)
i,j ) is the first (second) layer of single-qubit gates in a band j of the k-th Verifiable Circuit, while cZ (k) (j) is the tensor product of cZ gates executed simultaneously in a band j of the k-th Verifiable Circuit. For brevity, we will also indicate the state U ρ U † as U (ρ).
Appendix A: Proof of Lemma 1
We now present and prove Lemma 1, which is as follows: Lemma 1. Suppose that we can execute perfect single-qubit gates. Summed over all the random bits α i,j , α i,j , β i,j , β i,j and γ i (cfr. Routine 1), the joint state of the target computation and of the traps at the end of the protocol is of the form
n ) is the measurement outcome of the k-th computation and prob { P The Lemma states that as a consequence of QOTP operated in the v + 1 Verifiable Circuits, the output of the protocol can be rewritten as the noiseless output state, namely
with errors affecting the system after state preparation ( P (k) (0) ), before the action of the first and second cZ (k) (j) in each band j (respectively P (k) (j) and ( Q (k) (j) )) and before the measurements ( Q (k) (0) ). The errors induced by state preparation and measurements are Pauli-Z errors, those induced by cZ gates are Pauli-X, Y and Z.
Lemma 1 restricts the effects of the noise to classically correlated Pauli errors. Since the trap circuits only contain Clifford gates (cX and Hadamard gates), the Pauli errors affecting each trap can be "factored" to the end of the trap computation. That is to say, a noisy trap circuit can be rewritten as the original one with a Pauli operator at the end. The resulting Pauli operator can potentially cause a bit-flip of some of the measurement outcomes of the trap circuit, in which case the outcome of the protocol is rejected. This allows to rewrite the output state as (see Lemma 3 for notation)
The main tool used in this section is the "Pauli Twirl", which is proven in Ref. [44] : 
M X X X X X X Figure 11 : A six-qubit computation affected by noise. The noise in state preparation is described by the unitary R, that induced by the measurements by M that affecting the first layer of cZ gates in a band j = 1, . . . , m + 1 by E (j) and that affecting the second layer as F (j) . All these unitaries act simoultaneously on the system and on the environment (initially in the ground state |e0 ).
We will also use a restricted version of the Pauli Twirl, which is proven in Ref. [45] :
[Restricted Pauli Twirl]. Let ρ be a 2 n × 2 n density matrix and let P, P be two n-fold tensor products of the set of Pauli operators {I, Z}. Denoting with {S r } the set of all n-fold tensor products of the set of Pauli operators {I, X}, the following equation holds:
The same holds if P and P are two n-fold tensor products of the set of Pauli operators {I, X} and {S r } is the set of all n-fold tensor products of the set of Pauli operators {I, Z}.
Proof. (Lemma 1) We start proving the lemma for the case where we run a single circuit (v = 0), and then we generalize to multiple circuits (v > 0). Expressing the noise (which is a described by a collection of CPTP-maps, cfr. Definition 2) as a collection of unitaries acting on the system and on the environment, the state of the system just before the measurements is
where ρ in = ⊗ i |+ i +|, |e 0 e 0 | is the ground state of the environment, the unitaries U (j) = ⊗ i U i,j and W (j) = ⊗ i W i,j are the one-time-padded version of ⊗ i U i,j and ⊗ i W i,j output by Routine 1, the unitary R represents the noise in state preparation, the unitary M that in the measurements, the unitary A (j) cZ (j) A (j) (respectively B (j) cZ (j) B (j) ) is the first (respectively second) layer of imperfect cZ gates in a band j = 1, . . . , m + 1 and Tr E · is the trace over the environment. For clarity, we have written in bold font the unitaries acting both on the environment and on the system.
B (j) cZ (j) B (j) = cZ (j) F (j) respectively), the above state can be rewritten as ( Figure 11 )
For simplicity, we now assume that the Verifiable Circuit is made of a single band -we generalize to multiple bands later. In this case, defining an orthonormal basis {|e p e p |} for the environment, the state in Equation A7 is
Since k |e k e k | = I E , and since e k |V S |e k = V S δ k,k for every operator V S acting only on the system, we have 
The operators e p | M|e k1 , e k1 | F (1) |e k2 , e k2 | E (1) |e k3 , e k3 | R|e 0 , e 0 | R † |e l3 , e l3 | E † (1) |e l2 , e l2 | F † (1) |e l1 , e l1 | M † |e p act only on the system, and can thus be written as in Table 2 . 
We will now describe how to apply the Pauli twirl Lemmas iteratively, in the order the operations apply on the input. Therefore, we start by showing how to eliminate terms of the sum where µ 1 = ν 1 . Since X stabilizes |+ states, we can rewrite ρ in as ⊗ i X γi i ρ in X γi i . Therefore, the above state becomes 
where we have also rewritten U (1) as U (1) X γi i . Summing over all possible γ i and applying the Restricted Pauli Twirl (the Pauli-X components of both P µ1 and P ν1 stabilize ρ in and can thus be ignored), we obtain a factor δ µ1,ν1 , and 
To operate a Pauli twirl on P µ2 and P ν2 , we rewrite U (1) as ⊗ i Z αi,1 X α 1,i U (1) and W (1) cZ (1) as
Summing over α i,1 and α i,1 and using the Pauli Twirl, we obtain δ µ2,ν2 , and thus
To operate a Pauli twirl on P µ3 and P ν3 , as well as on P µ4 and P ν4 , we write the state of the system after the measurements: 
where in the second equality we have rewritten cZ (j) P µ3 as Q µ3 cZ (j) and P ν3 cZ (j) as cZ (j) Q ν3 , with Q µ3 , Q ν3 = I ⊗n ∈ {I, X, Y, Z} ⊗n . Rewriting W (1) as ⊗ i X β i,1 Z βi,1 W (1) and commuting the QOTP with cZ (j) , we obtain 
where in the second equality we applied the Restricted Pauli Twirl and obtained δ µ3,ν3 × δ µ4,ν4 (notice that the Pauli-X component of P µ4 Q µ3 can be ignored, as it stabilizes |+ states). The above state can finally be rewritten as ρ (meas) {ri} = µ1,µ2,µ3,µ4 s1,...,sn p,k1,k2,k3,l1,l2,l3
where r i one-time-pads the measurement outcome and is undone with the classical post-processing procedure (step 2.4).
To conclude the proof, we must show that at any given value of µ 1 , µ 2 , µ 3 , µ 4 , the summation in parenthesis in the 
where we used the fact that all the indices run over the same values. This allows to finally rewrite the output state as in Equation A2 . The generalization to Verifiable Circuits made of m > 1 bands is straightforward (starting from the state in Equation A7, one can use the same arguments as for the single-band circuit). Also the generalization to multiple circuits is trivial. As the v + 1 Verifiable Circuits are implemented one after the other, the noise can not affect multiple circuits at the same time (although the same environment is shared by all the circuits, hence the noise in different circuits can be correlated). Thus, imagining to execute all the measurements at the end of the protocol, the state of the system just before the measurements is of the form
are unitaries that act on the k-th computation and on the environment (which is the same for all the circuits), U
and cZ (k) (j) is the entangling operation executed in the j-th band of the k-th computation. Starting from here and using the same arguments as above, one can finally obtain Equation A2.
Appendix B: Proof of Lemma 2
In this Appendix we prove Lemma 2, which states that for all types of Pauli noise, the probability that a trap computation affected by noise outputs s = 0 is small. More formally:
Lemma 2. For any fixed collection of Pauli operators { P (j) , Q (j) } m j=0 and for any fixed set of single-qubit gates {U i,j , W i,j } chosen with Routine 2, the probability that a trap computation outputs s = 0 (and thus does not detect the noise) is ≤3/4:
This allows to upper-bound the probability that the outcome is wrong and accepted (the number b in Lemma 3). We start by giving a sketch of the proof:
Proof. (Sketch).
We first consider the case where the errors affect a single layer of imperfect operations (state preparation, measurements or entangling gates) in the Verifiable Circuit and nothing else. For these errors, we prove that the probability that the output of the trap is the correct one (namely s = 0) is smaller than 1/2. Indicating the probability of obtaining s = 0 for an error affecting h layers of operations with prob(s = 0 | h-L), we thus have
We prove this in Statement 1.
Next, we consider the case where the errors affect any two layers of imperfect operations. We obtain prob(s = 0 | 2-L) ≤ 3 4 (B3)
We prove this in Statement 2. To obtain this bound, we move the two errors towards each other (i.e. we commute them with all the operations in the middle) and subsequently merge them, rewriting them as a single Pauli operator. The resulting Pauli operator is the identity I ⊗n with probability d, or is another operator with probability 1 − d. In the former case, the errors have cancelled out with each other, while in the latter they have reduced to a single-layer error. Importantly, we find that d ≤ 1/2 -a result already found in Ref. [26] . This yields
where we used the fact that prob(s = 0 | 0-L) = 1 and prob(s = 0 | 1-L) ≤ 1/2. Maximizing over d ∈ [0, 1/2], we find prob(s = 0 | 2-L) ≤ max
Finally, we generalise to errors affecting more than two layers. For errors affecting three layers, again we move two Pauli operators towards each other and merge them. Doing this, the three-layer error reduces to a single-layer error with probability d ≤ 1/2 or to a two-layer one with probability 1 − d. Thus, using the above results, we have We now complete the proof proving Statement 1 and Statement 2. We use the following notation. To indicate which qubit is used as control in a cX gate and which as target, we express the cX gates as functions of a bit x = 0, 1, with the convention that the control qubit of cX(0) is the first qubit and that of cX(1) is the second qubit:
We denote the tensor product of the various cX gates implemented in a band j as cX (j) (x (j) ), where x (j) is a string whose elements are used to indicate the orientation of the cX gates. Notice that in general, the length of a string x (j) depends on the architecture and on the number j. For instance, in a linear architecture with an even number of qubits (Figure 2) , the odd bands execute cX gates on all the n qubits, while the even bands act on n − 2 qubits. Therefore, x (j) is a (n/2)-bit vector for j odd and a (n/2-1)-bit vector for j even, which gives
Since the cX gates are implemented with the gadget as in Figure 1c , we will also rewrite them as
where we used the fact that in the traps, U (j) and W (j) are chosen after x (j) . In addition to this, we use the identities
and XR Z (π/2) = R Z (π/2)ZX ZR X (π/2) = R X (π/2)XZ (B11) Statement 1. For all possible errors affecting only one layer, it holds that prob(s = 0 | 1-L)≤ 1/2 (inequality B2).
Proof. A one-layer error is a collection { P (j) , Q (j) } such that only one element in the collection (either P (j0) or Q (j0) , for some j 0 ∈ {0, .., m}) is not the identity, while all other P (j) and Q (j) are the identity. We can thus distinguish two different cases, namely the case where j 0 = 1, . . . , m (errors occurring along the computation) and the case j 0 = 0 (errors occurring during state preparation or measurement). Suppose thus that j 0 = 0 and that P (j0) = I ⊗n (hence Q (j0) = I ⊗n is the only element in the collection that is different from the identity). By Equation B1, the probability of obtaining s = 0 for a fixed choice of t and {x (j) } is
where H t = ⊗ i H t i , and where we have commuted Q (j0) with cZ (j0) , obtaining Q = cZ (j0) Q (j0) cZ (j0) . To obtain the second equality, we used the fact that cX has a trivial effect on both | + + and |00 . Summing over t = 0, 1 and over all the possible strings {x (j) }, we obtain that for all Q,
where S = S 1 + S 2 + .. + S m and S j is the total number of strings x (j) . The same can be proven for all the other errors (including P (j0) = I ⊗n ) indexed by j 0 ∈ {1, . . . , m}.
If the errors affect state preparation or measurements (i.e. P (j) = Q (j) = I ⊗n for all j except from either P (0) or Q (0) ), Equation B1 becomes
where we used the fact that P (0) and Q (0) are both tensor products of Pauli-Z operators (cfr. Lemma 1). This proves the inequality B2. Proof. A two-layer error is a collection { P (j) , Q (j) } such that except for two elements, all other P (j) and Q (j) are the identity. Given that { P (j) , Q (j) } contains 2m + 2 elements in total, the overall number of possible two-layer collections is equal to 2(m + 1) 2 = 2m 2 + 3m + 1 (B15)
We now divide the set of two-layer collections into six different subsets (see Figure 12 for examples on a linear architecture):
Subset 1: Collections where the two errors are induced by two layers of cZ gates, and where there is at least one noiseless cZ gate between the two noisy operations (Figure 12a ). This subset contains 2m 2 − 3m + 1 elements.
Subset 2: Collections where the errors are induced by the second layer of cZ gates in a band j and the first one in the band j + 1 (Figure 12b ). This subset contains m − 1 elements.
Subset 3: Collections where the errors are induced by two layers of cZ gates in a band j (Figure 12c ). This subset contains m elements.
Subset 4: Collections where one error is induced by a layer of cZ gates in a band j 1 = 1, . . . , m and the other by state preparation (Figure 12d ). This subset contains 2m elements.
Subset 5: Collections where one error is induced by a layer of cZ gates in a band j 1 = 1, . . . , m and the other by the measurements (Figure 12e ). This subset contains 2m elements. P P X X X X X X (f ) Subset 6. Figure 12 : Examples of the different subsets of two-layer errors in a six-qubit linear architecture. We remember to the reader that if a error is induced by a cZ, then we represent it as a Pauli operator P acting before the cZ that induced it. Figure 14 : Errors affecting qubits that do not undergo a cX can be moved towards the end of the circuits and rewritten as errors affecting qubits that undergo a cX.
Subset 6: Collections where the errors are induced by state preparation and measurements (Figure 12f ). This subset contains 1 element.
We now prove that for each of these subsets, prob(s = 0 | 2-L) ≤ 3/4. Subset 1: Suppose that the cZ gates that induced the errors are contained in the bands j 0 and j 1 , with j 0 , j 1 = 1, . . . , m and j 0 < j 1 . First, consider the case where j 1 − j 0 > 1 (i.e. where the two bands are not consecutive). In this case, we move the errors towards each other until they are separated by a single band j , obtaining that the probability of having s = 0 at fixed t and {x (j) } is prob(s = 0 | t, {x (j) }) = +| ⊗n H t • m j=j +1 cX (j) (x (j) ) • P cX (j ) (x (j ) ) P • j −1 j=1 cX (j) (x (j) ) • H t ρ in |+ ⊗n = +| ⊗n H t P cX (j ) (x (j ) ) P H t ρ in |+ ⊗n ,
P and P being the errors -due to identities B10, P , P = I ⊗n . Next, using identities B10, we commute cX (j ) (x (j ) ) with P and merge the two errors. Depending on the specific value of x (j ) , they either cancel out or reduce to single-layer error Q = I ⊗n ∈ {I, X, Y, Z} ⊗n . Therefore, indicating with S j the total number of strings x (j) , and with S = S 1 + S 2 + .. + S m ,
where the first summation on the RHS is over the strings that let the error cancel out and the second one is over the strings that let it reduce to a single-layer error. Indicating with d the number of strings that let the two errors cancel out and summing over t, we can bound the above quantity as
where we have used inequality B2 to bound the second summation in the RHS. The number of strings that let the two errors cancel out is less than half the total. To see this, notice that due to identities B10, if x (j ) is such that the two errors cancel out, then x (j ) ⊕ 1 let the them reduce to a single-layer error (see Figure 13 for an example). Therefore, maximizing over d ∈ [0, S j /2], we finally have (this was also shown in the proof of Lemma 3 in Ref. [26] ). In the above calculations we have made the implicit assumption that in the band j all the qubits go through a cX. This is made without loss of generality: if the errors affect a qubit that does not go through a cX, we can then move it towards the end of the circuit until it is found before a cX (Figure 14) , and the proof holds as it is. Consider now the case j 1 − j 0 = 1 (i.e. the case where the errors are in two neighbouring bands). By definition of Subset 1, the cZ gates that induced them are separated by at least one cZ gate. Hence, the errors can not affect simultaneously the second layer of cZ gates in band j 0 and the first in j 1 . For all the other cases (the errors affect the first layer of cZ gates in band j 1 and the first in j 0 , or the second layer of cZ gates in band j 1 and the first in j 0 , or the second layer of cZ gates in band j 1 and the second in j 0 ), we can rewrite the probability of obtaining s = 0 as in Equation B16, and consequently obtain the upper-bound of 3/4. Subset 2: The probability of obtaining s = 0 is prob(s = 0 | t,{x j }) = +| ⊗n H t cZ (j+1) W (j+1) (x (j+1) ) cZ (j+1) P U (j+1) (x (j+1) ) P H t ρ in |+ ⊗n , (B20) 2. If T = I ⊗n , then 
where P = cZ (m) P cZ (m) . If P ∈ {I, X} ⊗n or P ∈ {I, Z} ⊗n , the probability of obtaining s = 0 is ≤ 1/2. On the contrary, if P ∈ {I, X, Y, Z} ⊗n , the traps are not always able to detect the noise. An example of this is when P = Y ⊗n and P = Z ⊗n , which yields prob(s = 0) = 1. However, in the target computation U i,m = I i , and thus these errors do not affect the target computation. Therefore, detecting them is unnecessary. Similarly, if the noise affects the first layer of cZ in the m-th band, we have prob(s = 0 | t,{x j }) = +| ⊗n P H t cZ (m) W (m) (x (m) ) cZ (m) P U (m) (x (m) ) H t ρ in |+ ⊗n = +| ⊗n P H t P H t ρ in |+ ⊗n ,
where P = cZ (m) W (m) (x (m ) cZ (m) P cZ (m) W † (m−1) (x (m) ) cZ (m) . This again yields an upper-bound of 1/2 for errors that do not affect the correctness of the protocol. Subset 6: For subset 6 we obtain prob(s = 0 | t,{x j }) = +| ⊗n P H t • m j=1 cX (j) (x j ) H t P ρ in |+ ⊗n (B32)
Summing over all {x (j) } and t, we obtain an upper-bound of 1/2.
